

WHAT IS CLAIMED IS

5

1. A semiconductor device, comprising:
a substrate; and

a multilayer interconnection structure
formed on said substrate,

10

said multilayer interconnection
structure including: at least first and second
interlayer insulation films provided on said
substrate; and a guard ring pattern embedded in
each of said first and second interlayer

15

insulation films, said guard ring pattern
extending along a periphery of said substrate,

wherein said guard ring pattern changes
a direction thereof repeatedly and alternately in
a plane parallel to said substrate,

20

said guard ring pattern including: a
conductive wall extending in each of said first
and second interlayer insulation films from a
bottom principal surface thereof to a top
principal surface thereof; and a conductive
pattern making a contact with a top part of said
conductive wall and having a principal surface
coincident to said top principal surface of said
interlayer insulation film, said conductive wall
changing a direction thereof repeatedly and
alternately in said plane in correspondence to
said guard ring pattern,

30

said conductive wall in said first
interlayer insulation film being offset with
respect to said conductive wall in said second
interlayer insulation film in a direction
parallel to a principal surface of said substrate
toward an interior of said substrate when viewed

35

09528296 031700

sub
a'

al
concl

in a direction perpendicular to said principal surface of said substrate.

5

2. A semiconductor device as claimed in claim 1, wherein said guard ring pattern extends continuously along said periphery of said substrate.

10

3. A semiconductor device as claimed in claim 1, wherein said conductive pattern extends in the form of a straight line along a peripheral edge of said substrate.

15

20

4. A semiconductor device as claimed in claim 1, wherein said conductive pattern changes a direction thereof repeatedly and alternately in said plane in correspondence to said conductive wall.

25

30

5. A semiconductor device as claimed in claim 1, wherein said conductive wall and conductive pattern comprises Cu.

35

09528296-031700

Sub
B2

6. A semiconductor device as claimed in claim 1, wherein said interlayer insulation film comprises a first insulation film that supports said conductive wall laterally and a second insulation film that supports said conductive pattern laterally.

Sub
C2

10

7. A semiconductor device as claimed in claim 6, further comprising an etching stopper layer interposed between said first insulation film and said second insulation film.

15

8. A method of fabricating a semiconductor device, comprising the steps of:
depositing an interlayer insulation film on a substrate;
forming a first groove in said interlayer insulation film to as to extend continuously along a periphery of said substrate;
forming a second groove in said interlayer insulation film such that said second groove extend continuously in said first groove;
depositing a conductive layer on said interlayer insulation film so as to fill said first and second grooves; and
removing a part of said conductive layer locating above said interlayer insulation film by a chemical mechanical polishing process, to form a guard ring pattern filling said first and second grooves,
wherein said step of forming said

00128296-031700

second groove is conducted such that said second groove changes, in said first groove, a direction thereof alternately and repeatedly in a plane parallel to said substrate.

5

9. A method as claimed in claim 8, wherein said step of forming said first groove is conducted such that said first groove extends in a straight pattern along a peripheral edge of said substrate.

15

10. A method as claimed in claim 8, wherein said step of forming said first groove is conducted that said first groove changes a direction thereof alternately and repeatedly in said plane in correspondence to said second groove.

25

11. A method as claimed in claim 8, wherein said conductive layer is formed of Cu.

30

12. A method as claimed in claim 8, wherein said step of forming said interlayer insulation film comprises the steps of: depositing a first insulation film on said substrate; depositing an etching stopper layer on

35

09528296 031700

said first insulation film; and depositing a second insulation film on said etching stopper layer, said step of forming said first groove comprises the step of: etching said first

5 insulation film until said etching stopper layer is exposed, and wherein said step of forming said second groove comprises the step of etching said etching stopper layer and said second insulation film until said second groove reaches a bottom

10 principal surface of said second insulation film.

09523296 034700